

PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER USING
AUTOMATIC LOOP CONTROL AND METHOD OF OPERATION

ABSTRACT OF THE DISCLOSURE

A phase-locked loop (PLL) frequency synthesizer comprising:

- 5 1) a voltage controlled oscillator (VCO) that receives a frequency control voltage level stored on a loop filter and generates an output clock signal having an operating frequency, F_{out} , determined by the frequency control voltage level; 2) a first frequency divider for dividing the operating frequency, F_{out} , of the output clock signal by a first divider value, N , to produce a first divided clock signal having a frequency, F_{out}/N ;
- 10 3) a second frequency divider for dividing a reference frequency, F_{in} , of an incoming reference clock signal by a second divider value, M , to produce a second divided clock signal having a frequency, F_{in}/M ; and 4) a phase-frequency detector for comparing the first and second divided clock signals and generating an UP control signal if the first divided clock signal is slower than the second divided clock signal and generating a DOWN control signal if the first divided clock signal is faster than the
- 15 second divided clock signal. The PLL frequency synthesizer further comprises: 5) a charge pump for receiving the UP and DOWN control signals and increasing the frequency control voltage level on the loop filter by injecting a charge pump current, I_c , and decreasing the frequency control voltage level on the loop
- 20 filter by draining the charge pump current, I_c ; and 6) a loop
- 25

DOCKET NO. 04950

PATENT

response control circuit for adjusting a value of I_c as a function of the first divider value, N , and the second divider value, M .